

Bericht INT-TB 4 - 10/80

Titel: SIMPER-Katalog MOS-ED-Schaltungen

Bearbeiter: G. Heinz

Umfang: 19 Seiten

Schaltungskatalog: n-Kanal MOS ED-Schaltungen

Teil 2: SIMPER-Katalog MOS ED-Schaltungen

Dieser Katalogteil beinhaltet Schaltungen, die für die Logiksimulation mit SIMPER 5.2 (Standort: INT - SO 3) aufbereitet wurden. Die Schaltungen liegen bei SO 3 als Unternetzwerke vor. Die Flipflop-Bezeichnungen wurden wie im ersten Katalog (Bericht INT-TB 12 - 38/78) nach der Systematik von Stürz/Cimander¹ vereinbart.

Zu jeder Schaltung wurden

1. die MOS-ED-Schaltung
 2. das Schaltsymbol
 3. die im SIMPER 5.2 vorliegende Ersatzschaltung
 4. die Automatentabelle bzw. die Karnaughtafel der Schaltung
- angegeben. Die Anordnung erfolgte einheitlich:

1.		2.
3.		4.


Die Benennung jeder Schaltung ist 4-stellig. Die ersten drei Stellen kennzeichnen das Logikmodell, die letzte Stelle kennzeichnet die Anstieg/Abfall-Verzögerungszeit der Logikgrundgatter, eine „1“ bedeutet „Einheitsverzögerung“.

Spezifikationen der Verzögerungszeiten der Logikschaltungen befinden sich im Anhang. In jedes SIMPER 5.2-Modell wurden die Leitungs- und die Funktionselementnummern eingetragen, die Stiftnummerierung der Funktionselemente erfolgte generell von oben nach unten bzw. von links nach rechts und wurde nur bei Abweichung von dieser Regel vermerkt.

1) H. Stürz/W. Cimander: "Logischer Entwurf digitaler Schaltungen"
VEB Verlag Technik Berlin 1976, S. 126

Bauelementebenennung:

Typ:



1. 2. 3. 4. Stelle

WIRED-Elemente

1. Stelle: Eingangsverknüpfung


AND : A NAND : N
OR : O
NEGATOR : I

2. Stelle: Ausgangsverknüpfung

pull up : U (AND-Verknüpfung)
pull down : D (OR-Verknüpfung)

3. Stelle: Anzahl der Eingänge

4. Stelle: Verzögerungszeit




OR, AND-Elemente

1. Stelle und 2. Stelle: AND : AN
OR : OR

3. Stelle: Anzahl der Eingänge

4. Stelle: Verzögerungszeit




NAND, NOR, NEG-Elemente:


1. Stelle und 2. Stelle: NAND : NA
NOR : NO
NEGATOR : IV

3. Stelle: Anzahl der Eingänge

4. Stelle: Verzögerungszeit




SIMPER - Katalog MOS-ED-Schaltungen



Negator


IV11



NAND

NA_{n1}


n ≤ 4



$$a \cdot b = \bar{x}$$


$$x = \overline{a \cdot b}$$

n: Anz. der Eingänge



n=3

	00	01	11	10
1 0	1	1	1	1
1 1	1	1	0	1




$$\overline{a \cdot b \cdot c} = x$$

$$x = \overline{a \cdot b \cdot c}$$

NOR


NO_{n1}

n ≤ 6





n=3

	00	01	11	10
1 0	0	1	0	0
1 1	0	0	0	0






zu **NO n1**
n: 2,3




Gegentakttreiber-Enh.




GE 11






$3 = \bar{1} \cdot 2$
 $21 = \bar{1} \cdot 2 \cdot V_{1-2}$
 $F: 21 = 1^0$



GD 11





vermaschte Strukturen, nicht als Modell erfasst: z.B. —



Äquivalenz




AE 21

Symbol + UNW:




mit Erweiterung durch „4“:
(nicht als Modell erfasst)

$$3^* = \overline{\overline{3} \vee 4} = 3 \cdot \overline{4} = 1 \sim 2 \cdot \overline{4}$$




Antivalenz

AV 21




Symbol:





KT:

3	2	0	1
1	0	0	1
	1	1	0

mit Erweiterung „4“:
(nicht als UNW erfasst)




$$3 = \bar{4}(1\bar{2} \vee \bar{1}2) = \overline{4 \vee (12 \vee \bar{1}\bar{2})}$$



Transferrate, statisch


TG 31



Symbol:




UNW:






45	23	00	01	11	10
1	0	11	10	00	01
	1	11	00	00	00

$$4 = \bar{1}\bar{2} \vee \bar{2}\bar{3}$$




$$5 = \bar{1}\bar{3} \vee \bar{2}\bar{3}$$



erweitertes NOR:




erweitertes NAND:



Tristate

TRS 1



Realschaltung

	1	2	D ₀	D ₃	3	
Eingabe	0	0	-	0	1	}
	0	0	-	1	0	
Ausgabe	1	0	0	-	1	}
	0	1	1	-	0	
	1	1	-	-	-	verboten (F)

3,5,6,21

KT:





	00	01	11	10
0	1110	1101	1001	1000
1	0110	0100	1001	1000

Eingabe Ausgabe


RS-Flipflop; Grundzelle
(Prozedur)

RS11

Symbol




mögliche Erweiterungen, die nicht im Modell erfasst sind:



DV-Flipflop; statisch bist. t_v

DV11



Symbol:



Bem: Q nach t_v undefiniert.




AT:





Bem: Modell statisch, ohne t_v !

DV-Flipflop

DV21



Symbol:




11,12,21 1,2
4,5

	00	01	11	10
00	01F	100	000	010
01	000	100	000	010
11	01F	00F	00F	010
10	010	100	000	010
3	10	100	00F	000
1	11	10F	10F	00F
	01	000	100	000
	00	01F	100	000



DV-Flipflop

DV31



Bem.: Q nach ty undefiniert


Symbol:





11 1,2
AT: 3,4

	00	01	11	10
00	Q	Q	Q	Q
01	0	1	1	0
11	0	1F	1	1F
10	0	0	1	1

Bem.: Modell statisch, ohne ty.



MZ41




11, 12 3, 4

	00	01	11	10	
00	00	00	F	F	← W
01	00	00	Q	Q	← R
11	00	00	Q	Q	← W
10	00	00	10	Q	



Bem:

* : „pull down“-Leitung (OR-Typ)
 F: Nichtübereinstimmung
 zw. Schaltung und Logik.



DV-Flipflop

DV41






11, 12, 21 3

	0	1
00	F	F
01	Q	Q
11	F	F
10	01	10

DV-Flipflop


DV71



11,12,21 3,1



00	01	11	10
00	F	01	01
01	Q	01	01
11	F	F	F
10	01	01	F

4,5



Speicherzelle

MZ11




11,12 3

00	Q	F
01	Q	01
11	Q	Q
10	Q	10

Lesen (01, 11)
Schreiben (10)



F: Fehler werden aus Redundanzgründen durch Schreibverstärker (SV...) angezeigt.

* „pull-down“ (OR-Typ)



Speicherzelle

MZ 21



(1,12,14)


	00	01	11	10
00	000	000	000	000
01	00 \bar{Q}	00 \bar{Q}	00 \bar{Q}	00 \bar{Q}
11	Q \bar{Q}	011	Q \bar{Q}	100
10	Q \bar{Q} 0	010	Q \bar{Q} 0	100

lesen schreiben

Bem:



• Fehlerausgabe vom SV

* : „pull down“ (OR-Typ)



Speicherzelle

MZ 31






(1,13)

	00	01	11	10
00	00	00	00	00
01	0Q	01	01	0Q
11	QQ	11	11	11
10	Q0	Q0	10	10


(lesen: 1:2:5:6 = „1“)

Bem: • Fehlerausgabe vom SV

* : „pull down“ (OR-Typ)




		2,3		0 6 1					
		00	01	11	10	10	11	01	00
4,5	0	F	F	F	F	Q \bar{Q}	Q \bar{Q}	Q \bar{Q}	Q \bar{Q}
	1	01	10	10	01	F	F	F	F
11,12,21	0	01	F	10	F	F	F	F	F
	1	10	01	01	10	F	F	F	F
	0	10	01	01	F	F	F	F	01
	1	11	01	F	F	F	F	F	01
		01	F	F	01	F	F	F	01
		01	01	01	01	01	01	01	01






Teiler-FF

TF11




		0	1
2,3	00	F	0
	01	\bar{Q}^{n-1}	F
	11	F	F
	10	Q^{n-1}	F





Teiler-FF,
steuerbar

TF21







		00	01	11	10
2,3	00	F	F	F	F
	01	F	\bar{Q}^{n-1}	F	Q
	11	F	F	F	Q
	10	F	Q	F	Q
1	10	0	F	F	0
	11	0	F	F	0
	01	0	0	F	Q
	00	0	0	F	0



asynchrone
Voreinstellung





TF 31




- Bem.: 5 einschreiben: $3V4V1=0$
- verbaten: $1-5-6=1$; $7-8=1$;
 $1-2-7-11=1$; $1-2-8-12=1$; $4-6(5-11)=1$
 - allg. Bed.: $3-4V4-6V3-6=0$
 - Vorsicht bei $3-5-6=1$!

Synchrone
Voreinstellung



TF 41




- Bem.: 5 einschreiben: $1V2V3=0$






Schreiberverstärker SV 11




$11 = \overline{1V\bar{2}}$
 $12 = 1V\bar{2}$





SV 21



$11 = \overline{1V\bar{2}}$
 $12 = 1V\bar{2}$



WF 11



$$11 = 3 \cdot 5$$


$$12 = 3 \cdot 6$$

$$13 = 3 \cdot 1$$

$$14 = 3 \cdot 2$$




Bem:

* : OR-verknüpfen (13, 14)






Leseverstärker

OV 11



Einhalteflipflop

EH 11



3,4

00	01	11	10
IF	IF	I	IF
01	I	I	I
11	O	O	OF
10	IF	IF	I

Bem: $3 \cdot 4 \cdot 2 \cdot 12 = OF$ wird als **IF** ausgegeben!