

Flipflop - Typen

(H. Störz, U. Grieseler: Logischer Entwurf digitaler Schaltungen, VT 04a, 1986, S. 126)

(Antivalenz-Latch)

RS-Flipflop

R^n	S^n	y^n
0	0	y^{n-1}
0	1	1
1	0	0
1	1	—

JK-Flipflop

J^n	K^n	y^n
0	0	y^{n-1}
0	1	0
1	0	1
1	1	$\bar{y}^{n-1}$

DV-Flipflop

D^n	V^n	y^n
0	0	y^{n-1}
0	1	y^{n-1}
1	0	0
1	1	1

SL-Flipflop

S^n	L^n	y^n
0	0	y^{n-1}
0	1	0
1	0	1
1	1	1

EL-Flipflop

E^n	L^n	y^n
0	0	y^{n-1}
0	1	0
1	0	1
1	1	0

Teilerflipflop

T^n	y^n
0	y^{n-1}
1	$\bar{y}^{n-1}$

D-Latch; DFF

D^n	y^n
0	0
1	1


Aequiv. Latch

A	B	Q^n
0	0	0
0	1	Q^{n-1}
1	0	Q^{n-1}
1	1	1

Der Hochschulen kennzeichnet die Lösung

C²MOS - Latches & Flipflops

C²MOS-Latch:




Vorzüge:


- layoutgünstig (n.m.p.)
- aktiv pegelreproduz.

Gestaltung:
Inverter aufbauliegend
bei charge sharing-
Gefahr.


C²MOS-Latch als
dyn. D-Latch:
(In = D)





Statisches D-Latch (UASOO, LPS)




dyn. Teiler-Flipflop (UASOO, DINTPE)



Ersatzschaltung:




Timing:



$$f_{\min} \geq 1 \text{ kHz}$$


dynamisches DV-Latch




D^n	V^n	Q^n
0	0	Q^{n-1}
0	1	Q^{n-1}
1	0	0
1	1	1

} max. 2ms
4H^{ns}


RS-Latch



statisches DV-Latch




DV-Ersatzschaltung (SIMPER)




Speicherzelle mit Adreßdecoder (2-fach)

$I_{AO} = \left(\frac{E}{C}\right)_{last}$ ~~1010~~ : A, $t_v \leftrightarrow P_v$
"schreiben"



Äquivalenzlatch (Muller-C-Element / MC80 / S. 254)

Ziel:



Q^{n+1}


	ab			
Q^n	00	01	11	10
0	0	0	1	0
1	0	1	1	1

a	b	Q^{n+1}
0	0	0
0	1	Q^n
1	0	Q^n
1	1	1


Funktion:




Veranschaulichung:



praktischer Aufbau (NSGT):



Planarisierung:




Eigenschaft: assoziativ:
<transitiv>




RS-Latches:

NOR-Typ:



Standard (erweiterbar)

NAND-Typ:



(für Sonderanordg.)

Unterschied:


NOR-RS:

	S	Q	Q-bar
R	0	0	1
1	0	1	0


NAND-RS:

	R	Q	Q-bar
S	0	1	0
1	0	0	1


Teiler-Flipflop:



Einschalter:




Teilendes DV-Master-Slave-FF:



- rücksetzbar
- teilen/nicht teilen-Mode

Doppel-takt - SRFF in NMOS



NMOS ✓

22.7.13




Fig. 6

Cmos

