


REGISTER


MC80: Accu:




Paritätsprüfung: Antivalenz

ANTIVALENZTYP: (Kettenlänge ≥ 4)

CMOS:




NMOS:



$$n+1 = n \oplus E_n$$

SCHALTYP: (Kettenlänge ≤ 8)

NMOS:



Problem: keine Termkürzung in Karnaughstafel
z.B.: 4 Eingänge ($n=4$) & 4 Zellen:

Perfekt


	00	01	10	11
00	0	1	0	1
01	1	0	1	0
10	0	1	0	1
11	1	0	1	0

Äquivalenz


Klassische Realisierung:

2^{n-1} -Gatter mit je n Eingängen!


Prinzip:




Unsym. CMOS:




Symm. CMOS:



STAPELSPEICHER (STACK, LIFO [Last in - first out])



Statischer STACK:



Auswertung: © 94

Stop (S): $S = \overline{R \vee H} = \bar{R} \cdot \bar{H}$

$\parallel \psi_{AR}, \psi_{AH} = H$ (speichern)

$\psi_{ER}, \psi_{EH} = L$ (sperrern)

Runter (R):

$\parallel \psi_{ER} = \psi_E, \parallel \psi_{AR} = \psi_A$

$\psi_{EH} = \psi_{AH} = L$

Hoch (H):

$\parallel \psi_{EH} = \psi_E, \parallel \psi_{AH} = \psi_A$

$\psi_{ER} = \psi_{AR} = L$


Funktionen:

$\psi_{ER} = \psi_E \cdot R, \psi_{EH} = \psi_E \cdot H$

$\psi_{AR} = \psi_A \cdot R \vee \bar{R} \cdot \bar{H}$

$\psi_{AH} = \psi_A \cdot H \vee \bar{E} \cdot \bar{H}$


Realisierung:



PLA - Sonderformen:


ROM (read only memory)

(Eingangsfeld fest verdrahtet und voll dekodiert, Ausgangsfeld „hart-programmierbar“)




RAM (random access memory)

(Ausgangsfeld
soft-programmierbar)




RAM-Speicherzelle
mit zusätzlichem
Leseausgang

SCHALTUNG:





LAYOUT :



PLA - Automaten (mit Speicher)
 (Initialisierung: $\underline{x}$ -Bit kommt über einen Zwischenschritt alle $\underline{y}$ und $\underline{z}$ -Leitungen!)
Medwedjew - Automat:

P : Zuordner (PLA)
 R : Speicheregister
 δ : Überföhrungsfkt. $\underline{x} \rightarrow \underline{y} \rightarrow \underline{z}$
 λ : Ausgangsfkt. $\underline{x} \rightarrow \underline{y} \rightarrow \underline{z}$


Logik Register



$$\underline{z}^n = \underline{y}^n = \delta(\underline{x}^{n-1}, \underline{y}^{n-1})$$



$$\{\underline{z}(t_n) = \underline{y}(t_n) = \delta(\underline{x}(t_{n-1}), \underline{y}(t_{n-1}))\}$$

Moore - Automat:



$$\underline{z}^n = \lambda(\underline{y}^n) = \delta(\underline{x}^{n-1}, \underline{y}^{n-1})$$

Mealy - Automat:




$$\underline{z}^n = \lambda(\underline{x}^{n-1}, \underline{y}^n) = \lambda(\underline{x}^{n-1}, \delta(\underline{x}^{n-1}, \underline{y}^{n-1}))$$

$$\uparrow$$

$$\underline{y}^n = \delta(\underline{x}^{n-1}, \underline{y}^{n-1})$$

$\underline{x}$: Eingangszustände
 $\underline{y}$: Interne Zustände
 $\underline{z}$: Ausgangszustände




Normalform - PLA (KDF)

NSGT: vorteilhaft NOR-logik: $A \downarrow \quad V \uparrow \quad t_V \downarrow$




$$\left\{ \begin{array}{l} x = \bar{y} \cdot \bar{z} \quad \leftarrow \text{UND} \\ x = \overline{y \vee z} \quad \leftarrow \text{NOR.} \\ \bar{x} = y \vee z \quad \leftarrow \text{ODER} \end{array} \right.$$


AND-Feld:



OR-Feld:



KDF - PLA (ANDOR)



Beispiel:

$$a = x \cdot z$$


„AND“-Feld

$$u = a \vee e$$

„OR“-Feld

Hinweis: KDF: Ausgang „high“-aktiv.


KKF - PLA (ORAND)



Hinweis: KKF: Ausgang „low“-aktiv

PLA mit Zwischentermfeld

(Behandlung geklammerter Ausdrücke)




$$u = x \vee y \vee z$$

$$b = \overline{u \vee y} = \overline{(x \vee y \vee z) \vee y} = \overline{(x \vee z) \vee y}$$

→: possible, but not beauty
(for more-cycle Instruct. Decoding)


Pipeline




Regularität schaffen!?!

Problem: Regularität contra Flächenausnutzung!

Beispiel: ROM:



Lösung: Speicherorganisation ändern:




PLANARISIERUNG


"Kreuzungen in die GND und PLUS - Linien hineinschieben!"

TREIBER

Invertierend:




Nichtinvertierend bzw. Rail: ($U_{GND} > 4V$!)



TREIBER-KOMPOSIT'S:


Inverter:




Bootstrap - Inj.:



BE-Treiber:




Trigger:




Tristate:





Pullup:



Bootstrap mit Tristate:



Prinzipschaltung:






Lambda-Layout


UMLAUF-
SCHIEBER

MC: OM2: BARRELSHIFTER

Schalterrealisierungen:



NSGT-Layout:




Verhalten:

$$Y = \bar{A}\bar{B}G_0 \vee \bar{A}BG_1 \vee A\bar{B}G_2 \vee ABG_3$$

BOOLSCHER BLOCK

(MC'80: FUNCTION BLOCK)
(ELSTAT: SELEKTOR)

Gatterrealisierung:




ausgew. Schaltfkt (ALU):


G_0	G_1	G_2	G_3	Funktion
0	0	0	0	$Y=0$ ZERO
1	1	1	1	$Y=1$ ONE
0	0	1	1	$Y=A$ LDA
1	1	0	0	$Y=\bar{A}$ LD $\bar{A}$
0	1	0	1	$Y=B$ LDB
1	0	1	0	$Y=\bar{B}$ LD $\bar{B}$
0	0	0	1	$Y=AB$ AND
1	1	1	0	$Y=\bar{A}\bar{B}$ NAND
0	1	1	1	$Y=A \vee B$ OR
1	0	0	0	$Y=\bar{A} \vee \bar{B}$ NOR
0	1	1	0	$Y=A \oplus B$ ANT
1	0	0	1	$Y=\bar{A} \oplus \bar{B}$ XOR

ABZÄHLER (TALLY) (MC S. 78 ff)

Problem: K -Eingänge sind „hoch“ → K -ter Ausgang soll „hoch“



3-er TALLY:





Algorithmus:



Ein „hoch“ speist den Null-Ausgang z_0 (Pull-up).

Jedes „hoch“ eines (jeden) Einganges schiebt diese „1“ um eine Etage nach oben.



DV-Latches:





Dyn. DV-Latch:



Stat. DVL, setz- u. rücksetz.:





stat. DVL mit Tristate (Spiegelzustand von unten)




(Zu Planungsaufgaben, DV-Latches)

DV-Latch, statisch, triggernd:



DV-Latch, statisch, triggernd, mit Tristate (Sprüchkeisland gibt keine)



RS-Flipflops




$Q^{n+1}, \bar{Q}^{n+1}$		0	1
R	0	$Q^n \bar{Q}^n$	10
	1	01	00
		S	1

NOR-Typ
Vorteilhaft für Endstufen-
Ansteuerung!

RS-Latch






Trigger-
zustand ↓




1st Pass-Layout

RS-Flipflop :





Stat. DV-Latch (aus RSFF) :



{ /Enable : /D
Enable : D

NOR-Flussanalyse:




Achtung!
Bei TRC
geht
Speicher-
zustand
verloren.

PLA-VARIANTEN:

DREIECKSUMFORMUNG:

- Vertauschung der Eingänge $x_1 \dots x_n$
- Vertauschung der Zwischenterme $y_1 \dots y_m$
- Vertauschung der Ausgänge $z_1 \dots z_i$

Ziel: Flächenreduzierung durch Dreiecksumformung:



Nachteil: Irrtumsmöglichkeit!

DECODIERTES EINGANGSFELD (AUSGANGSFELD)

Ziel: Schnelleres Layout / bessere Dreiecksumformbarkeit bei gehäuften Doppeltermausdrücken

wie: $y_n = x_2 \bar{x}_3 \dots \vee \bar{x}_2 x_3 \dots \vee x_2 x_3 \dots$

